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INTRODUCTION
Over the last years EA-modulators have gained increasing popularity as they have the potential for high accuracy data conversion with modest analog requirements. The reason for the popularity originates in the fact that the quantization noise is moved from the signal band [-fb; +fb] to high frequencies (Noise Shaping). This allows for very coarse quantization, e.g., 1-bit using a simple comparator. This type of quantization does not introduce static nonlinearities and simplifies the analog circuitry.
To obtain high accuracy, e.g., Sh% > 80dB, for second order CA-modulators it is necessary to use a very high oversampling ratio (R), e.g., R > 128. This problem can be overcomed by using higher order CA-modulators as the quantization noise in the signal band is reduced when the order of the CA-modulator is increased for a fixed R. For a more thorough analysis of different structures for CA-modulation see [4] .
S Y S T E M DESIGN
In figure 1 the 3rd order CA-modulator is illustrated. The signals are shown as currents as the CA-modulator is to be implemented using switched current (SI) techniques. The quantizer in figure 1 can be modeled by replacing the comparator with a amplification factor, Kn, and a white noise source, nq, that represents the quantization noise [2] , [3] . It is a widespread misunderstanding to assume that the gain K , equals one because if it was so then the modulator would not be invariant to variations in k3. In fact, it is not necessary to assume anything about the gain K , in order to design the modulator filter, i.e., b l , b2 and b3. First assume that kl = kz = k3 = 1 and a2 = 0, i.e., no scaling and only one input to the CA-modulator. The constants bl, b2 and b3 determine the noise transfer function N T F ( z ) for the quantization noise (the transfer function from nq to the output y). It is easily shown that the quantization noise is shaped by a 3rd order highpass filter, i.e., the quantization noise is moved from low frequencies to high frequencies. This is illustrated in figure 2 .
The CA-modulator coefficients b l , b2 and bs are determined by designing the N T F ( z ) [2] as a 3rd order highpass Butterworth filter. It is easily shown that the transfer function from the input of the EA-modulator to the output, the signal transfer function STF(z), is a 3rd order lowpass filter with a cut-off frequency much higher than fb.
If a sinusoidal signal is forced into the CA-modulator one will observe that it becomes unstable for amplitude greater than a certain value called the maximum stability amplitude
The relationship between the cut-off frequency, f,,
for the designed NTF(z), MSA and SNR is shown in table 1. Table 1 . estimated by averaging 16 runs of 16384 samples.
From table 1 it can be seen that the cut-off frequency fn has a very strong influence on the MSA whereas it has very little influence on the SNR.
If the CA-modulator is designed to have only one input (a2 = 0) the internal signal swings in the integrators are very different. By forcing a sinusoidal signal with an amplitude of MSA into the EA-modulator the peak signal swing in INT1, INT2 and INT3 is approximately 51,161 and 241 respectively (assu'ming that the integrators are ideal). The internal signal swings can be adjusted to have the same peak value as the swing in the first integrator by adjusting the scaling factors k l , k z and k3. This scaling results in a constant k3 in front of the quantizer which can be removed as a constant proceeded by a comparator does not affect the output of the comparator. This will therefore not affect the modulator filter.
The In figure 1 the analog noise sources n l , n2 and n3 are included too. The noise at the output of the modulator must be the sum of n1 unfiltered, 122 1st order highpass filtered, n3 2nd order highpass filtered and, finally, nq 3rd order high-SNR and MSA versus fn for R = 90. SNR With an oversampling factor of R = 90, the quantization noise will limit the SNR to approximately 95dB as shown in table 1 (assuming that there is no thermal noise in the analog circuitry). By increasing the MSA we increase the signal power at the input of the modulator which allows a noisier input section for a given SNR. We utilize this to lower the power consumption. A very high MSA will result in a reduction of the SNR because the modulator begins to perform poor coding of the input signal. As a compromise we chose MSA = 0.691 which equals to a fn =0.15fs (see table  1 ). The NTF(z) for fn = 0.15f8 resulted in the following constants (see figure 1): a1 = b2 = 1, a2 = b2 = 5.66, b3 = 13.6 and due to the scaling kl = 1, kz = 17.4 and k3 =64.0.
I M P L E M E N T A T I O N
The SI-integrator, shown in figure 3, is a cascode type but also a folded cascode type was considered. However, the folded cascode SI-integrator introduced extra noise due to the extra current sources needed and therefore this solution would consume more power for a given SNR.
The integrator in figure 3 has a very low input impedance as the transistors M Z J and M z ,~ act as current conveyors which reduce the input impedance (compared to the input impedance of a single transistor) by a factor of Lc: = (1 + E) where gmz and g02 are the transconductance and output admittance for the Mz's. The input impedance of this circuit is therefore in the order e which can be as low as 10 at low frequencies. This eases the interfacing to the circuit, in fact, the input devices IN1 and IN2 in figure 1 are just resistors that convert the input voltage to a current. This is indicated in figure 3 .
The transfer function for the integrator is:
. ,
It is important that the integrator has very little loss as any loss results in a finite DC-gain and the quantization noise will therefore be increased at low frequencies. The loss in the SI-integrator is caused by finite output resistance and the gate-drain overlap capacitances for M8,1 and M8,2 but the transistors M Z J and M2,2 reduce these error with the same gain factor LG as mentioned before. The loss in the SI-Integrator we have used is less than 0.1%. The scaling
factor K in figure 3 is'eontrolled by the length and the width of MOS-transistors. It is well known that one of the main problems using SIcircuits is the nonlinear settling behavior. This nonlinear settling behavior decreases the performance of the SI-integrator drastically, when high signal currents compared to the quiescent current are processed, and thereby, it also decreases the performance of the CA-modulator. It is, however, not possible to evaluate this problem using SPICE as the simulation time would be enormous. It was therefore necessary to evaluate this problem by other means. A IC++'-program was written, that modeled the SI-integrator as a nonlinear component. The program models the SI-integrator as build from two current copiers (CCOP) (see, [I] ). A CCOP is basically a operational transconductance amplifier (OTA) and some switches. The OTA is in the program described as a component that has a nonlinear relationship between the input voltage and the output current. For each sample the program then solves the nmlinear settling problem using the 2nd order Runge-Kutta algorithm. The program was verified by comparing its results with simulations using PSPICE, performed on relatively simple building blocks Simulations performed on the entire CA-modulator showed that the internal signal swings were increased from approximately 1.71 to 2.41, when the integrators were made nonlinear using a square law relationship for the OTA's in the CCOP's. Furthermore, the nonlinear settling causes a DC-component at the output of the modulator which causes nonharmonics in the signal band for small input amplitudes. To avoid this a quiescent current of 31, i.e., N = 3 , is chosen.
3.1.
The SI-integrator in figure 3 operates in class A There are some restrictions or constraints to the operation of the circuit. These constraints are set by the fact that all transistors at any time have to be saturated to ensure proper operation of the SI-integrator. Three constraints exist for the integra- VT, + &AV, + Av3 + Av4 < VDD
The saturation voltages for the cascode transistors M Z and . M3 is kept small as these do not contribute to the noise (see, [l] ). This means that I1 is always fulfilled.
Constraint I and I11 set the limitations for the choise of the saturation voltage for the circuit. How these saturation voltages are to be selected will be discussed later when the power consumption for the SI-integrator is derived.
Power consumption
In this section the SNR for the SI-integrator is derived. This is used to find the power needed to ensure that the performance of the integrator is sufficient. In the following it is assumed that the 1/ f -noise is insignificant compared to the white noise. This assumption is reasonable as the SI-integrator internally performs correlated double sampling (CDS), i.e., it suppresses correlated errors at low frequencies.
The power spectral density of the white noise is equal to An expression for cgm will be derived later. Using a sinusoidal signal with an amplitude of MSA.1 as input signal to the CA-modulator the power of the input signal is P, = MSA2$. Using the fact that the signal band is f, =2Rfb, where R is the oversampling factor then the SNR can now be found as:
Now, the factor e is to be evaluated. As mentioned earlier the cascode transistors, Mz,, and Ms,,, do not contribute to the noise therefore the saturation voltages of these were set to 0.1V. Only Ms,1,M,,2,M4,1 and M4,Z contribute to the noise. Therefore gm = 2Ng,,+2Ngm4. However the noise from these transistors is sampled on both clock phases resulting in a doubling of the noise under the assumption that it is uncorrelated (white noise). Using gms = and gm4 = 8 the factor & E in (4) can be evaluated as:
Equation (4) and (5) show that the SNR is not dependent on the bias current I but only on the saturation voltages Aw, and Av4.
The power consumption, Psup, is now to be calculated.
First consider:
. The power consumption can now be calculated by multiplying I with VDD (class A operation). From the capacitance (4) C, can be found and the power consumption can be expressed as Psup = VDDI = YPCsAVa: Equation (7) can be used to minimize the power consumption within the constraints derived earlier.
The expression in (7) was derived for the integrator INTl alone. For the CA-modulator in figure 1 the input noise originates from INT1, DACl and IN1. Therefore (7) must be modified to also describe the noise from DACl and IN1. This is a tedious derivation and only the result will be presented here. The expression (7) will be modified:
where KK is the same factor as in (7). As can be seen from (8) the noise from DACl can be modeled by introducing some constants (Os, 0 4 ) in (7). DACl introduces noise and therefore more power must be used to obtain a certain SNR. Furthermore, the noise for the input is taken into account. Calculations showed that the noise from DACl could been modeled with (Os, 0 4 ) = (1.75,3.75). Earlier it was found that N = 3. This means that the noise from the integrator is much larger than the one for the DAC. Furthermore, the noise from the input resistor can be reduced by increasing the input voltage swing Avin (corresponds to increasing the input resistor in IN1 which then produces less noise current).
Optimization
Now, the constraints I, I11 and (7) (or (8)) can be used to minimize the power consumption. In this section the expression for the power consumption (7) is used but the results are also valid for (8).
Using a program such as MATLAB it is possible to find minimum power consumption within the boundaries given by the constraints. In a typical process there are process variations on, e.g., the thickness of the oxide To,, the threshold voltage VT, etc. If the constraints I and I11 were used to determine the power consumption the process variations might, however, cause the circuit to malfunction as some transistors would operate in their linear region. The the threshold voltage ( E T ) can vary f30% and the saturation voltage (E,) can vary f20%. To ensure that process variations will not reduce the yield it is necessary to take these into account.
The relative process variations for the threshold voltage, VT, and the saturation voltages, Avs, is called ET and respectively. Now, the constraints I, I11 can be expressed as:
111, : (JZAwS+Awz)(l+~,) <VT,(~+ET) Ensuring that these two constraints are fulfilied for given process variations means that the saturation voltages must be chosen smaller than then nominal values which again means that more power must be used to ensure correct operation (see (7)). The constraints I, and 111, make the determination of the optimal choise of the saturation voltages difficult. 
voltages and ( E T , E~) .
To ensure that all transistors, for the given process variations ET,,^^ and in the SI-integrator will operate in saturation the saturation voltages (AV, , Avr) must therefore be chosen within the shaded area. Now, the power consumption (7) should be minimized within this area. Hence, a high yield is quite expensive in terms of power consumption.
As a compromise between high yield and low power consumption we choosed ( E T , E,) = (0.15,O.lO) which combined with (8) gives the optimal saturation voltages (A~s,opt, Av4,0pt) = (0.421V1 0.818V).
As discussed in section 3 high nonlinear settling error will degrade the performance of the CA-modulator. The small signal settling error E = e-wo% should be made as large as possible to reduce power consumption. Simulations showed that a small signal settling error should not exceed 0.5 %, otherwise it would show up as reduction of SNR. With f, = 1.08MHz this results in W O = 5.72Ms-'. From (8) we get that the quiescent current is I = 15.7pA and from (6) we get that C, =6.5pF.
The power consumption of the first integrator is approximately 254pW. The total power consumption is approximately 600pW. Figure 5. O u t p u t spectrum w i t h full scale input. All three simulations show a large 3rd harmonic component, even when linear integrators are used. This is due to the large input amplitude. If the amplitude of the input signal is lowered slightly this 3rd harmonic is reduced significantly.
The CA-modulator is currently being fabricated in a 2.4pm CMOS process provided by MIETEC. Measurement results will be presented at the conference.
5. CONCLUSION A 3rd order switched current-CA-modulator is presented.
The modulator is design to have a SNR of 80dB with a signal bandwidth of fb = 6kHr and an oversampling ratio of R = 90. The NTF(z) for the modulator is designed as a 3rd order Butterworth highpass filter. Power consumption is lowered by using multiple input signals for reduction of the internal signal swings. The shaping of the noise from the 2nd and 3rd integrator is used to allow the noise power from these integrators to be increased by a factor of 2 and 4 respectively. This effectively lowers the power consumption by a factor of 1.71. The power consumption of the first integrator is 254pW and the total power consumption is 600pW.
A new methology is presented that allows for optimization of SI circuits for minimum power consumption with respect to process tolerances. It is shown that a deviation of 30% in the threshold voltage and in the saturation voltages increases the power consumption by 80% in order to maintain the performance. The modulator is optimized for a supply voltage of VDD = 2.7V. 
